Chip Industry’s Technical Paper Roundup: May 16
source link: https://semiengineering.com/chip-industrys-technical-paper-roundup-may-16/
Go to the source link to view the article. You can view the picture content, updated content and better typesetting reading experience. If the link is broken, please click the button below to view the snapshot at that time.
Chip Industry’s Technical Paper Roundup: May 16
Neuromorphic HW design; microarchitectures for heterogeneous superconducting quantum computers; CXL-centric server processors; entangled quantum circuits; ferroelectric tunnelFET; analog in-memory computing; inspecting circuit layout for HW trojans; EV battery degradation; wireless olfactory interface for VR; 28nm-HKMG-based FeFET for synaptic applications.
New technical papers recently added to Semiconductor Engineering’s library:
| Technical Paper | Research Organizations |
|---|---|
| Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies |
Univ. Lyon, Ecole Centrale de Lyon, Univ. Grenoble Alpes, Hewlett Packard Labs, CEA-LETI, and Politecnico di Torino |
| Microarchitectures for Heterogeneous Superconducting Quantum Computers | Pacific Northwest National Laboratory, Princeton University, University of Chicago, Rutgers University, MIT, Brookhaven National Laboratory, and Infleqtion. |
| A Case for CXL-Centric Server Processors | Georgia Tech |
| Loophole-free Bell inequality violation with circuits | ETH Zurich |
| Reconfigurable signal modulation in a ferroelectric tunnel field-effect transistor | Lund University |
| 28 nm high-k-metal gate ferroelectric field effect transistors based synapses- A comprehensive overview | Fraunhofer-Institut für Photonische Mikrosysteme IPMS, Indian Institute of Technology Madras, and GlobalFoundries |
| Accelerating AI Using Next-Generation Hardware: Possibilities and Challenges With Analog In-Memory Computing | Lund University and Ericsson Research |
| A Needle in the Haystack: Inspecting Circuit Layout to Identify Hardware Trojans | University of Texas at Dallas and Qualcomm |
| Battery Degradation in Electric and Hybrid Electric Vehicles: A Survey Study | Clemson University and Operation Technology Inc. |
| Soft, miniaturized, wireless olfactory interface for virtual reality | City University of Hong Kong, Hong Kong Science Park, Beihang University, and others |
If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for us posting links to papers. Please send suggestions (via comments section below) for what else you’d like us to incorporate.
More Reading
Technical Paper Library home
Linda Christensen
Linda Christensen is vice president of operations and a contributing writer at Semiconductor Engineering.
Leave a Reply Cancel reply
Comment *
Name*
(Note: This name will be displayed publicly)
Email*
(This will not be displayed publicly)
Recommend
-
4
Chip Industry’s Technical Paper Roundup: May 2 Schottky barrier transistor; HW-accelerated RTL simulation; RISC-V microcontroller; GaN power devices; charging infrastructure and grid integration for ele...
-
0
Chip Industry’s Technical Paper Roundup: May 8 New low-temp growth and fabrication technology allows Integration Of 2D materials directly onto silicon circuit; memristors and switching behavior; vision...
-
6
Industry Research Chip Industry’s Technical Paper Roundup: May 23...
-
4
Chip Industry’s Technical Paper Roundup: Oct 18 RISC-V virtual prototype; on-device training under 256KB memory; HW security in design; compute-in-memory ferroelectric; sub-5nm nanowires arrays; FPGA ov...
-
6
Chip Industry’s Technical Paper Roundup: Oct 25 Core & cache hierarchy for M3D; In-DRAM PIM; RF transceivers piracy; semiconductor defects; nonvolatile electrochemical RAM under short circuit; electrota...
-
8
Chip Industry’s Technical Paper Roundup: Nov. 1 Racetrack memory; bottoms up-arranging nanoscale particles on a silicon chip; side-channel vulnerabilities; area-selective deposition on nm scale patterns...
-
3
Chip Industry’s Technical Paper Roundup: Nov. 29 Carbon nanotube transistors; XDA Of flip-chip packaged FinFET devices; analog low-dropout voltage regulators; variations in silicon photonic circuits; EV...
-
2
Industry Research Chip Industry’s Technical Paper Roundup: Dec. 5...
-
6
Chip Industry’s Technical Paper Roundup: Jan 3 Area-efficient RISC-V decoupled vector coprocessor for HPC; rowhammer mitigation; HW accelerator; epitaxial graphene platform; power electronics; MTJ for s...
-
6
Chip Industry’s Technical Paper Roundup: Jan. 17 Hardware trojans at four process technologies; eFPGAs; RISC-V based DNN accelerator; in-DRAM processing; quantum interconnects; directly printing electro...
About Joyk
Aggregate valuable and interesting links.
Joyk means Joy of geeK