Technical Paper Roundup: Sept 6
source link: https://semiengineering.com/technical-paper-roundup-sept-6/
Go to the source link to view the article. You can view the picture content, updated content and better typesetting reading experience. If the link is broken, please click the button below to view the snapshot at that time.
Technical Paper Roundup: Sept 6
Nanosheet FETs; mixed-signal DNN accelerators; manufacturing qubits; HIL simulations; GPUs & side-channel; AFM; HLS for FPGA-based accelerators; automated driving & road infrastructure challenges
New technical papers added to Semiconductor Engineering’s library this week.
Semiconductor Engineering is in the process of building this library of research papers. Please send suggestions (via comments section below) for what else you’d like us to incorporate. If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for us posting links to papers.
Recommend
-
2
Industry Research Technical Paper Roundup: Aug. 30 ...
-
6
Technical Paper Roundup: Sept. 12 CNNs and HW acceleration; GAAFETs; hardware trust anchors in automotive; stretchable thin film transistors; processor fuzzing; phase transitions; liquid metal circuits...
-
1
Technical Paper Roundup: Sept 27 FP8 HW spec for AI training/inferencing; quantum sensing; DRAM chips; equivalence checking; frequency comb generators; 2D materials for HW security; RF performance for u...
-
4
Chip Industry’s Technical Paper Roundup: Oct 18 RISC-V virtual prototype; on-device training under 256KB memory; HW security in design; compute-in-memory ferroelectric; sub-5nm nanowires arrays; FPGA ov...
-
6
Chip Industry’s Technical Paper Roundup: Oct 25 Core & cache hierarchy for M3D; In-DRAM PIM; RF transceivers piracy; semiconductor defects; nonvolatile electrochemical RAM under short circuit; electrota...
-
8
Chip Industry’s Technical Paper Roundup: Nov. 1 Racetrack memory; bottoms up-arranging nanoscale particles on a silicon chip; side-channel vulnerabilities; area-selective deposition on nm scale patterns...
-
3
Chip Industry’s Technical Paper Roundup: Nov. 29 Carbon nanotube transistors; XDA Of flip-chip packaged FinFET devices; analog low-dropout voltage regulators; variations in silicon photonic circuits; EV...
-
2
Industry Research Chip Industry’s Technical Paper Roundup: Dec. 5...
-
6
Chip Industry’s Technical Paper Roundup: Jan 3 Area-efficient RISC-V decoupled vector coprocessor for HPC; rowhammer mitigation; HW accelerator; epitaxial graphene platform; power electronics; MTJ for s...
-
6
Chip Industry’s Technical Paper Roundup: Jan. 17 Hardware trojans at four process technologies; eFPGAs; RISC-V based DNN accelerator; in-DRAM processing; quantum interconnects; directly printing electro...
About Joyk
Aggregate valuable and interesting links.
Joyk means Joy of geeK